INTEGRATED CIRCUITS

DATA SHEET

74ABT16501A

18-bit universal bus transceiver (3-State)

Product data Replaces 74ABT16501A/74ABTH16501A dated 1998 Feb 27





18-bit universal bus transceiver (3-State)

74ABT16501A

FEATURES

- 18-bit bidirectional bus interface
- 3-State buffers
- Output capability: +64 mA/–32 mA
- TTL input and output switching levels
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- Positive edge-triggered clock inputs
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Flexible operation permits 18 embedded D-type latches or flip-flops to operate in clocked, transparent, and latched modes.

DESCRIPTION

The 74ABT16501A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

This device is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CPAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CPAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses $\overline{\text{OEBA}}$, LEBA and CPBA. The output enables are complimentary (OEAB is Active-HIGH, and $\overline{\text{OEBA}}$ is Active-LOW).

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25 ^{\circ}C; GND = 0 V$	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	$C_L = 50 \text{ pF};$ $V_{CC} = 5 \text{ V}$	2.2 1.8	ns
C _{IN}	Input capacitance (Control pins)	$V_I = 0 \text{ V or } V_{CC}$	3	pF
C _{I/O}	I/O pin capacitance	Outputs disabled; $V_{I/O} = 0 \text{ V or } V_{CC}$	7	pF
I _{CCZ}	Quiceant aupply ourrent	Outputs disabled; V _{CC} = 5.5 V	500	μΑ
I _{CCL}	Quiescent supply current	Outputs LOW; V _{CC} = 5.5 V	9	mA


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DWG NUMBER		
56-Pin Plastic SSOP Type III	–40 °C to +85 °C	74ABT16501ADL	SOT371-1		
56-Pin Plastic TSSOP Type II	−40 °C to +85 °C	74ABT16501ADGG	SOT364-1		

18-bit universal bus transceiver (3-State)

74ABT16501A


PIN CONFIGURATION




PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	OEAB	A-to-B Output enable input
27	OEBA	B-to-A Output enable input (Active-LOW)
2, 28	LEAB/LEBA	A-to-B/B-to-A Latch enable input
55,30	CPAB/ CPBA	A-to-B/B-to-A Clock input (active rising edge)
3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26	A0-A17	Data inputs/outputs (A side)
54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31	B0-B17	Data inputs/outputs (B side)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0 V)
7, 22, 35, 50	V _{CC}	Positive supply voltage

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



18-bit universal bus transceiver (3-State)

74ABT16501A

FUNCTION TABLE

	INP	UTS		Internal OUTPUTS Registers		OPERATING MODE
OEAB	LEAB	CPAB	An	Registers	Bn	OF ERATING MODE
L	Н	Х	Х	Х	Z	Disabled
L	\downarrow	Х	h	Н	Z	Disabled, Latch data
L	\downarrow	Х	I	L	Z	Disableu, Lateri data
L	L	H or L	Х	NC	Z	Disabled, Hold data
L	L	1	h	Н	Z	Disabled, Clock data
L	L	↑	I	L	Z	Disabled, Clock data
Н	Н	Х	Н	Н	Н	Transparent
Н	Н	Х	L	L	L	rransparent
Н	\downarrow	Х	h	Н	Н	Latch data & display
Н	\downarrow	Х	I	L	L	Laton data & display
Н	L	1	h	Н	Н	Clock data & display
Н	L	↑	I	L	L	Clock data & display
Н	L	H or L	Х	Н	Н	Hold data & display
Н	L	H or L	Х	L	L	Tiold data & display

NOTE: A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CPBA.

H = High voltage level

h = High voltage level one set-up time prior to the Enable or Clock transition
L = Low voltage level

I = Low voltage level one set-up time prior to the Enable or Clock transition

NC= No Change


X = Don't care

X = Born care
 X = High Impedance "off" state
 ↓ = HIGH-to-LOW Enable or Clock transition
 ↑ = LOW-to-HIGH Clock transition

18-bit universal bus transceiver (3-State)

74ABT16501A

LOGIC DIAGRAM



18-bit universal bus transceiver (3-State)

74ABT16501A

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT	
V _{CC}	DC supply voltage		−0.5 to +7.0	V	
I _{IK}	DC input diode current	V _I < 0 V	-18	mA	
VI	DC input voltage ³		-1.2 to +7.0	V	
lok	DC output diode current	V _O < 0 V	-50	mA	
V _{OUT}	DC output voltage ³	Output in Off or HIGH state	-0.5 to +5.5	V	
	DC output ourrent	Output in LOW state	128	mA	
Гоит	DC output current	Output in HIGH state	-64		
T _{stg}	Storage temperature range		-65 to +150	°C	

NOTES:

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT		
STIMBUL	PARAMETER	MIN	MAX		
V _{CC}	DC supply voltage	4.5	5.5	V	
V _I	Input voltage	0	V _{CC}	V	
V _{IH}	HIGH-level input voltage	2.0	_	V	
V _{IL}	Input voltage	_	0.8	V	
I _{OH}	HIGH-level output current	_	-32	mA	
I _{OL}	LOW-level output current	-	64	mA	
Δt/Δν	Input transition rise or fall rate; Outputs enabled	_	10	ns/V	
T _{amb}	Operating free-air temperature range	-40	+85	°C	

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

18-bit universal bus transceiver (3-State)

74ABT16501A

DC ELECTRICAL CHARACTERISTICS

						LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	TEST CONDITIONS					–40 °C 35 °C	UNIT
				MIN	TYP	MAX	MIN	MAX	
V _{IK}	Input clamp voltage	$V_{CC} = 4.5 \text{ V}; I_{IK} = -18 \text{ mA}$	_	-0.8	-1.2	-	-1.2	V	
		$V_{CC} = 4.5 \text{ V}; I_{OH} = -3 \text{ mA}; V_{I} = -$	V _{IL} or V _{IH}	2.5	2.9	_	2.5	_	V
V _{OH}	High-level output voltage	$V_{CC} = 5.0 \text{ V}; I_{OH} = -3 \text{ mA}; V_{I} = -3 \text{ mA}$	V _{IL} or V _{IH}	3.0	4.0	_	3.0	_	V
		$V_{CC} = 4.5 \text{ V}; I_{OH} = -32 \text{ mA}; V_{I} =$	2.0	2.4	_	2.0	_	V	
V _{OL}	Low-level output voltage	$V_{CC} = 4.5 \text{ V}; I_{OL} = 64 \text{ mA}; V_{I} = V_{CC}$	-	0.35	0.55	_	0.55	V	
V _{RST}	Power-up output voltage ³	$V_{CC} = 5.5 \text{ V}; I_{O} = 1 \text{ mA}; V_{I} = GN$	_	0.13	0.55	_	0.55	V	
I _I	Input leakage current	V _{CC} = 5.5 V; V _I = GND or 5.5 V	Control pins	_	± 0.01	±1.0	-	±1.0	μА
l _{OFF}	Power-off leakage current	$V_{CC} = 0.0 \text{ V}; V_{O} \text{ or } V_{I} \le 4.5 \text{ V}$	-	±2	±100	-	±100	μΑ	
I _{PU/PD}	Power-up/down 3-State output current ⁴	V_{CC} = 2.1 V; V_{O} = 0.0 V or V_{CC} V _I = GND or V_{CC} ; V_{OE} = Don't of	; care	_	±2	±50	_	±50	μΑ
I _{IH} + I _{OZH}	3-State output High current	$V_{CC} = 5.5 \text{ V}; V_{O} = 5.5 \text{ V}; V_{I} = V_{I}$	L or V _{IH}	_	1.0	10	_	10	μΑ
I _{IL} + I _{OZL}	3-State output Low current	$V_{CC} = 5.5 \text{ V}; V_{O} = 0.0 \text{ V}; V_{I} = V_{I}$	_L or V _{IH}	-	-1.0	-10	_	-10	μΑ
I _{CEX}	Output High leakage current	$V_{CC} = 5.5 \text{ V}; V_{O} = 5.5 \text{ V}; V_{I} = G$	ND or V _{CC}	_	2.0	50	_	50	μΑ
I _O	Output current ¹	$V_{CC} = 5.5 \text{ V}; V_{O} = 2.5 \text{ V}$		-50	-80	-180	-50	-180	mA
I _{CCH}		$V_{CC} = 5.5 \text{ V}$; Outputs HIGH, V_{I} :	= GND or V _{CC}	-	0.5	2	_	2	mA
I _{CCL}	Quiescent supply current	$V_{CC} = 5.5 \text{ V}$; Outputs LOW, $V_{I} =$	-	9	19	_	19	mA	
I _{CCZ}		V_{CC} = 5.5 V; Outputs 3-State; V_{I} = GND or V_{CC}			0.5	2		2	mA
Δl _{CC}	Additional supply current per input pin ²	V_{CC} = 5.5 V; one input at 3.4 V, other inputs at V_{CC} or GND		-	5.0	50		50	μА

NOTES:

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- 2. This is the increase in supply current for each input at 3.4 V.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
 This parameter is valid for any V_{CC} between 0 V and 2.1 V, with a transition time of up to 10 msec. From V_{CC} = 2.1 V to V_{CC} = 5 V ± 10% a transition time of up to 100 μsec is permitted.

18-bit universal bus transceiver (3-State)

74ABT16501A

AC CHARACTERISTICS

GND = 0 V, t_R = t_F = 2.5 ns, C_L = 50 pF, R_L = 500 Ω

			LIMITS							
SYMBOL	PARAMETER	WAVEFORM	T,	_{amb} = +25 ° / _{CC} = +5.0 \	C /	$T_{amb} = -40$ $V_{CC} = +5.$	UNIT			
			MIN	TYP	MAX	MIN	MAX]		
f _{max}	Maximum clock frequency	1	150	225		150		MHz		
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	2	1.0 1.0	2.2 1.8	3.0 2.5	1.0 1.0	3.5 3.0	ns		
t _{PLH} t _{PHL}	Propagation delay LEAB to Bn or LEBA to An	3	1.5 1.4	3.2 2.9	4.3 3.8	1.5 1.4	5.0 4.2	ns		
t _{PLH} t _{PHL}	Propagation delay CPAB to Bn or CPBA to An	1	1.6 1.4	3.5 2.9	4.5 3.8	1.6 1.4	5.0 4.2	ns		
t _{PZH} t _{PZL}	Output enable time to HIGH and LOW level	5 6	1.1 1.0	3.0 2.4	4.0 3.4	1.1 1.0	4.7 3.9	ns		
t _{PHZ} t _{PLZ}	Output disable time from HIGH and LOW level	5 6	1.3 1.0	3.3 2.4	4.3 3.4	1.3 1.0	5.3 3.9	ns		


AC SETUP REQUIREMENTS

GND = 0V, t_R = t_F = 2.5ns, C_L = 50pF, R_L = 500 Ω


			LIMITS					
SYMBOL	PARAMETER	WAVEFORM	T _{amb} = V _{CC} =	+25 °C +5.0 V	$T_{amb} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}$ $V_{CC} = +5.0 \text{V} \pm 0.5 \text{V}$	UNIT		
			MIN	TYP	MIN	1		
$t_{s}(H)$ $t_{s}(L)$	Setup time, HIGH or LOW An to CPAB or Bn to CPBA	4	2.0 2.0	0.5 0.5	2.0 2.0	ns		
t _h (H) t _h (L)	Hold time, HIGH or LOW An to CPAB or Bn to CPBA	4	0.7 0.7	-0.5 -0.5	0.7 0.7	ns		
t _S (H) t _S (L)	Setup time, HIGH or LOW An to LEAB or Bn to LEBA	4	2.0 2.0	0.5 0.4	2.0 2.0	ns		
t _h (H) t _h (L)	Hold time HIGH or LOW An to LEAB or Bn to LEBA	4	0.7 0.7	-0.4 -0.5	0.7 0.7	ns		
t _w	Pulse width, HIGH or LOW CPAB or CPBA	1	3	1.9	3	ns		
t _w (H)	Pulse width, HIGH LEAB or LEBA	3	3	1.2	3	ns		

AC WAVEFORMS

 $V_M = 1.5 \text{ V}, V_{IN} = \text{GND to } 3.0 \text{ V}$



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, Transparent Mode

18-bit universal bus transceiver (3-State)


74ABT16501A

AC WAVEFORMS (Continued)


 $V_{M} = 1.5 \text{ V}, V_{IN} = \text{GND to } 3.0 \text{ V}$




Waveform 3. Propagation Delay, Enable to Output, and Enable Pulse Width



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 4. Data Set-up and Hold Times




and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORMS



Test Circuit for 3-State Outputs



V_M = 1.5V Input Pulse Definition

SWITCH POSITION

TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

- R_L = Load resistor; see AC CHARACTERISTICS for value.
- $C_L = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	IN	INPUT PULSE REQUIREMENTS											
	Amplitude	Rep. Rate	t _W	t_{R}	t _F								
74ABT/H16	74ABT/H16 3.0V		500ns	2.5ns	2.5ns								


SA00018

18-bit universal bus transceiver (3-State)

74ABT16501A

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE
SOT371-1		MO-118			95-02-04 99-12-27

18-bit universal bus transceiver (3-State)

74ABT16501A

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm

SOT364-1



DIMENSIONS (mm are the original dimensions).

UNIT	A max.	Α1	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1.0	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN ISSUE DAT				
VERSION	IEC	JEDEC	EIAJ			PROJECTION	ISSUE DATE	
SOT364-1		MO-153					-95-02-10- 99-12-27	

18-bit universal bus transceiver (3-State)

74ABT16501A

Data sheet status

Data sheet status ^[1]	Product status ^[2]	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

^[1] Please consult the most recently issued data sheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 04-02

Document order number: 9397 750 09676

Let's make things better.

Philips Semiconductors





^[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.